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Abstract: This work presents a fault ride-through control scheme for a non-isolated power topology
used in a hybrid energy storage system designed for DC microgrids. The hybrid system is formed by
a lithium-ion battery bank and a supercapacitor module, both coordinated to achieve a high-energy
and high-power combined storage system. This hybrid system is connected to a DC bus that manages
the power flow of the microgrid. The power topology under consideration is based on the buck-boost
bidirectional converter, and it is controlled through a bespoke modulation scheme to obtain low losses
at nominal operation. The operation of the proposed control scheme during a DC bus short-circuit
failure is shown, as well as a modification to the standard control to achieve fault ride-through
capability once the fault is over. The proposed control provides a protection to the energy storage
systems and the converter itself during the DC bus short-circuit fault. The operation of the converter
is developed theoretically, and it has been verified through both simulations and experimental
validation on a built prototype.
Keywords: hybrid; energy storage system; buck-boost converter; fault ride-through capability
1. Introduction
Power quality is a major concern in modern power systems, particularly in weak microgrids.
The concern for the economic importance of power quality issues has led to the development
of standards and regulations that define the requirements for equipment and utilities in grid
applications [1,2].
Faults in power systems are one of the major causes of power quality issues. Depending on
the proximity to the system under consideration, the effects vary substantially. From variations in
the voltage and current waveforms parameters (amplitude, frequency and phase) to voltage sags
and, in extreme cases, even to voltage outages. Therefore, a continuous research is being done in
turning the electric system and its components to fault-tolerant, to boost and develop a more resilient
electric grid [3].
In particular, the effects of voltage issues in microgrids have attracted a lot of attention from the
research community. One particular case is when the Point of Common Coupling (PCC) is implemented
though a Power Electronic Converter (PEC), which interfaces the AC grid with a DC bus. From this
DC bus, the microgrid can be supplied in AC, DC or hybrid AC/DC lines [4]. However, the control
of the DC bus voltage at the DC side of the grid interfacing converter is critical to ensure adequate
Energies 2020, 13, 257; doi:10.3390/en13010257 www.mdpi.com/journal/energies
Energies 2020, 13, 257 2 of 19
operation of the system [5]. In an increasing number of applications, Energy Storage Systems (ESSs)
are connected to this DC bus through dedicated PECs, aiming to primarily provide the needed energy
in case the microgrid operates in islanding mode. Additionally, the ESS balances the energy flows
of the microgrid, accounting for stochastic behavior of distributed generation and loads, therefore
decreasing this random factor in the power consumed from the grid [5]. In any case, the sizing of the
accumulator is carried out considering energy requirements [6].
Upon changes in the microgrid power flows (due variable load profiles or injection of power
from distributed generators), or even voltage variations in the grid, imply transient fluctuations in the
DC bus. Usually, the ESSs used for energy supply in microgrids present limited dynamics, and the
large transient power spikes reduce their operating lifetime (e.g., in electrochemical batteries) [6].
In these cases, a fast, high-power capability storage system (e.g., Supercapacitor Module (SM)) can
be included, forming a Hybrid Energy Storage System (HESS) [6–8]. With an adequate coordinated
control, these hybrid systems ensure a stiff behavior of the DC bus, decoupling the grid and the
microgrid sides. However, also, they enhance the system reliability by preventing the low-dynamic
storage systems to provide large current spikes, resulting in an increase of the system lifetime [9].
HESSs are gaining increased research interest due to their potential benefits in power and energy
support in grid applications [5].
Fault-tolerant HESSs are intended to provide these capabilities but at the same time being able
to deal with fault conditions in the grid. Depending on the magnitude and the distance to the fault
location, the induced variations on the DC bus might vary substantially [4]. For faults far away from
the PCC, at distribution or even at transmission levels, the effects within the microgrid are generally
limited to voltage sags that can be solved by the regular operation of the HESS. However, for faults
at distribution level, closer to the PCC, or even at the DC bus inside the microgrid, more severe
voltage variations, and even short-circuit currents might appear through the storage subsystem [4].
Fault-tolerant topologies prevent these dangerous short-circuit currents to circulate across the storage
subsystem [10]. In addition, fault ride-through is also expected in this case, therefore once the fault is
removed, the system is able to automatically operate properly again in a reasonable amount of time,
in accordance to the standards/regulations and the expected behavior of the microgrid [4].
Usually, fault-tolerant topologies make use of additional series switches that interrupt the current
flow if a short-circuit appears at the DC bus [4]. In addition to the increase of the system cost,
larger losses appear in regular operation due these series switches. This work proposes a non-isolated
topology for a fault-tolerant hybrid storage system with fault ride-through capability, suitable for low
to medium power applications in microgrids. Its operation is described, and a commutation scheme is
proposed to keep the losses in the range of a simple, non-fault-tolerant solution. The performance of
the system is validated through both simulations and experimental results on a working prototype of
10 kW.
The simplest PEC topology for interfacing two energy storage devices that build up the HESS
to a DC microgrid is the direct connection of two parallel bidirectional boost converters to the DC
bus [7,11–18]. This scheme is depicted in Figure 1. This is a cost-effective and reliable solution for low
to medium power range applications if galvanic isolation is not required, as the number of elements
and devices is relatively low. The case under study considers the simple parallel connection of two
distinct energy storage devices. One port consists of a lithium-ion Battery Bank (BB), which will
provide a high energy density with slow dynamic response. The other port interfaces to a SM intended
to support a high power density and faster dynamic response [5,11–17,19–23]. Therefore, provided
that the control strategy is managed correctly, the resulting HESS has a better overall performance
as compared to any of the individual systems. This ultimately provides a sustained, high-power,
high-dynamic performance of the resulting storage system, also extending the BB lifetime [11,13,21,24].
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Figure 1. Two parallel bidirectional boost converters connected to BB and SM and sharing the DC bus.
In addition to the lack of galvanic isolation, a major disadvantage of this system is its sensitivity
to short-circuit faults at the DC bus. If a short-circuit occurs, the current drawn from both the BB and
the SM will increase without control, as the anti-parallel diodes of the upper switches in the legs of
the boost converters would allow large short-circuit currents as depicted in Figure 2. This will cause
damage to the inductors, the storage devices (BB and SM), and the switches themselves [3,4].
This work describes a new design approach for the power topology and control method which
limits operation during DC side short-circuit faults. Even though the number of switching devices
in the system is increased in order to build the power topology, the proposed control during the
healthy condition achieves an operation without an increase in the losses compared to the two parallel
bidirectional boost converters. In addition, the proposed control during the fault condition provides a
protection to the converter and the EESs and afford a fast system recovery procedure so as to charge
the DC bus once the fault has been cleared.
Figure 2. Short-circuit fault at the DC bus of the two bidirectional boost converters.
This paper is organized as follows: Section 2 proposes the buck-boost bidirectional circuit-based
topology as a DC short-circuit fault-tolerant topology compared to the simplest boost-based solution
shown in Figure 1. The control scheme for the aforementioned boost-based topology is analyzed,
in order to establish a starting point in the discussion for the fault-tolerant control adaptation.
Then, the control scheme adaptation for the parallel connection buck-boost topologies under
consideration is proposed, both in healthy and fault conditions, respectively. After that, Section 3 shows
the validation of the proposed system through simulations and experimental results to demonstrate
the performance of the proposed solution. In this section, a comparison is also included between the
original boost converters and the buck-boost solution. Finally, Section 4 summarizes the work done
and discusses future developments.
2. Fault-Tolerant Topologies
The solution to the DC bus fault behavior of the boost-based topology is the connection of a device
able to interrupt, or at least limit, the fault currents flowing through the storage units. One option is
to connect switches in series with the storage units and the inductors of the converters (see Figure 3).
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These switches can be opened during fault conditions to prevent the BB and SM short-circuit currents.
In addition, to allow a discharge path for any current flowing through the inductors once the series
switches are open, additional free-wheeling switches for each leg are required. Otherwise, a voltage
spike will occur, causing arcing or even destruction of the switches. This yields to a final configuration
of two parallel bidirectional buck-boost converters [25,26], as shown in Figure 4. This topology has not
been analyzed for this particular challenge, i.e., fault tolerance in HESS.
Figure 3. Two parallel bidirectional boost converters with a switch in series between the storage devices
and inductors.
Figure 4. Two parallel bidirectional buck-boost converters connected to BB and SM and sharing the
DC bus.
Buck-boost converters can operate either as step-up or step-down voltage interface. In the system
under consideration, configured as in Figure 4, the BB voltage (VBB) and the SM voltage (VSM) ratings
are less than the DC bus voltage (VDC) and therefore the buck-boost converters will always operate as
step-up converter. The main feature discussed in this work is the operation under fault condition of
the HESS based on the buck-boost solution. Provided that a suitable control strategy is implemented,
the proposed solution enables for a swift system reset once the fault is cleared. A proposal for such a
fault ride-through feature will also be demonstrated in the following sections.
It can be seen that the inclusion of the short-circuit fault-tolerant features in the converter adds
four more switches compared to the original topology (Figure 1), therefore resulting in higher cost and
size than in the initial case. However, as it will be demonstrated in the following sections, by using a
proper control, even though the number of switches has increased, the losses of the two topologies can
be made very similar.
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2.1. Analysis of the Boost Topology Based Control
The case under consideration is a microgrid suitable to operate in islanding mode, with a HESS
connected to the DC bus at the PCC, as depicted in Figure 4. In these conditions, a cascaded loop
approach is used for the control of the power flows in the system. Both the BB and the SM converters
are indeed controlled. The main goal of the control of the BB converter is to maintain the DC bus
voltage constant, while the aim of the control of the SM converter is to provide or absorb transient
power during load variations. The control strategy is implemented through three control loops: one
outer voltage control loop that controls the DC bus voltage, plus two inner current loops in order to
control the current flowing through the BB and SM inductors [12,13,16,22,27,28], as shown in Figure 5.
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Figure 5. Control of the two parallel bidirectional boost converters to maintain the DC bus voltage
constant (BB converter) and provide or absorb transient power during load variations (SM converter).
The outer voltage control loop is a Proportional-Integral (PI) controller to maintain the measured
DC bus voltage (VDC_meas) equal to the reference value (VDC_re f ). Then, ESS power reference (PESS_re f )
is calculated from the control action of the voltage control loop ( IˆCDC ) and the feed-forward term
(IODC_meas ) to improve the recovery of the DC bus due to load variations. The limits of the control action
are obtained as follows [29]:
ICDC_min = IBB_min + ISM_min + IN_min −
PRN_max
VDC_re f
(1)
ICDC_max = IBB_max + ISM_max + IN_max −
PRN_min
VDC_re f
(2)
where:
• ICDC_min and ICDC_max are the minimum and maximum current limits of the DC bus current in Amps,
• IBB_min and IBB_max are the minimum and maximum currents of the BB in Amps,
• ISM_min and ISM_max are the minimum and maximum currents of the SM in Amps,
• IN_min and IN_min are the minimum and maximum currents delivered by the rest of the microgrid
in Amps,
• VDC_re f is the reference DC bus voltage in Volts,
• PRN_min and PRN_max are the minimum and maximum load powers in Watts.
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The minimum BB and SM currents are the maximum BB and SM charging currents; however,
the maximum BB and SM currents are the maximum BB and SM discharging currents. Then, the SM
reference power (PSM_re f ) is calculated as the difference between the references for the ESS and BB
power values (PESS_re f and PBB_re f , respectively). A limiter is used to ensure that SM power limits
are not exceeded. The BB power reference (PBB_re f ) is calculated by using a Low Pass Filter (LPF) to
ensure that the SM is providing or absorbing the peak transient power during load variations [28].
Also another limiter is used here, to ensure that the SM provides (or absorbs) the excess power that BB
cannot provide (or absorb) during steady state. The power references are calculated according to the
following equations [28,30]:
PESS_re f = ( IˆCDC + IODC_meas)VDC_meas (3)
PBB_re f =
1
1 + TBBs
PESS_re f (4)
PSM_re f = PESS_re f − PBB_re f (5)
where:
• PESS_re f , PBB_re f and PSM_re f are the reference powers of the ESS, BB and SM, respectively, in
Watts,
• IˆCDC is the current in the DC bus (control action of the voltage controller) in Amps,
• IODC_meas is the measured output current of the two converters in Amps,
• VDC_meas is the measured DC bus voltage in Volts,
• TBB is the time constant of the LPF in Secs,
• s is the Laplace complex variable s = σ+ jωd.
The current references of the BB and SM are obtained by dividing their power references by the
corresponding voltage. The bandwidth of the controller for the current in L2 (inductor in SM converter)
(IL2) is faster than the bandwidth of the controller for inductor L1 (BB converter). This control scheme
considers the inductors’ voltages, VL1 and VL2 in Figure 1 to be the control actions at the output of the
current regulators. The limits for the inductor voltages can then be calculated as [29]:
VL1_min = VBB_meas −VDC_re f (6)
VL1_max = VBB_meas (7)
VL2_min = VSM_meas −VDC_re f (8)
VL2_max = VSM_meas (9)
where:
• VL1_min, VL1_max, VL2_min and VL2_max are the minimum and maximum inductor voltages for the
BB and SM boost converters, respectively, in Volts,
• VBB_meas and VSM_meas are the measured storage device voltages in Volts.
Therefore an adaptation between these control actions and the applied duty cycles in both
converters, d1 and d3, is implemented in the control (Duty Cycle Calculation blocks in Figure 5).
d1 =
VBB_meas − VˆL1
VDC_meas
(10)
d3 =
VSM_meas − VˆL2
VDC_meas
(11)
where:
• d1 and d3 are the duty ratios of the BB and SM converters, respectively,
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• VˆL1 and VˆL2 are the inductor voltages (control action of the current controller) for the BB and SM
boost converters, respectively, in Volts.
2.2. Fault-Tolerant Converter Control Strategy for Normal Operation
Some modifications in the previous control are required in order to calculate the duty cycle from
the output of the regulator for the buck-boost-based solution (Duty Cycles Calculation block), as shown
in Figure 6. With this direct approach, the diagonal switches (S2 and S3) and (S6 and S7) will commutate
with the values of the duty cycles for the BB and SM converters respectively, while the other diagonal
switches (S1 and S4) and (S5 and S8) will switch in a complementary scheme.
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Figure 6. Control of two parallel bidirectional buck-boost converters with the same carrier to maintain
the DC bus voltage constant (BB converter) and provide or absorb transient power during load
variations (SM converter).
The expressions to calculate the limits for the inductor voltages in this case are as follows:
VL1_min = −VDC_re f (12)
VL1_max = VBB_meas (13)
VL2_min = −VDC_re f (14)
VL2_max = VSM_meas (15)
The same procedure is implemented to calculate the duty ratio for both the BB and SM converters:
d2 = d3 =
VBB_meas − VˆL1
VBB_meas +VDC_meas
(16)
d6 = d7 =
VSM_meas − VˆL2
VSM_meas +VDC_meas
(17)
As discussed, all the switches are commutating at High Frequency (HF). This approach, though,
will increase the switching losses and therefore the total efficiency of the system will drop. In order
to maintain the efficiency, the proposed modifications in the control strategy makes use of two
independent modes of operation for each converter during the healthy condition (Normal operation).
These modes are Buck mode and Boost mode. This scheme aims to decrease the number of
commutating switches in each converter, in order to consequently decrease the switching losses [31–33].
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A triangular Pulse-Width Modulation (PWM) technique is implemented to obtain the switching
patterns of the switches at the converter. However, in order to achieve a swift transition between the
two switching modes, this modulation will be based on two different triangle carrier signals: one
carrier for the Boost mode (using peak values of the triangular modulating waveform from 0.0 to 0.5),
and another carrier for the Buck mode (using values from 0.5 to 1.0).
This structure implies no overlapping of the HF switching intervals, which yields two different
switching patterns for the switches. For example (as shown in Figure 7), if the desired duty cycle is
between 0.0 and 0.5, the bidirectional buck-boost converter operates in Boost mode, and therefore
switches S2 and S6 are turned off, while switches S1 and S5 remain turned on continuously. The
switches S3 and S7 switch with the value of the duty cycle and the switches S4 and S8 are their
complement. For the Buck mode, when the duty cycle is between 0.5 and 1.0, switches S3 and S7 are
turned on and switches S4 and S8 remain off continuously. S1 and S5 switch with value of the duty
cycle and S2 and S6 are their complement. Figure 8 depicts the implementation of this dual carrier
control for the two parallel bidirectional buck-boost converters. The limits of the inductor voltage are
the same as in the case of the boost converter (6)–(9).
 
Figure 7. PWM of the two parallel bidirectional buck-boost converters based on two different carriers.
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Figure 8. Control of the two parallel bidirectional buck-boost converters with two different carriers to
maintain the DC bus voltage constant (BB converter) and provide or absorb transient power during
load variations (SM converter).
2.3. Fault-Tolerant Converter Control Strategy under DC-Link Fault Operation
The most critical short-circuit fault types in DC microgrids are either short-circuit between positive
and negative bus bars, or a short-circuit between any bus bar and ground [34]. In the first approach of
the proposed control scheme, once a DC bus short-circuit fault is detected (for instance by detecting a
DC bus voltage below a threshold level), all the switches of the storage converters will be turned off.
Therefore the storage devices are instantly disconnected from the DC bus while allowing a discharge
path for the inductors at the converters through the anti-parallel diodes of the switches. After the
inductances are discharged, no more energy is interchanged between the HESS and the DC bus.
However, this control scheme does not have ride-through capability, and therefore even if the fault
is removed, the system by itself has no ability of returning to the initial operation mode, unless the
control is reset manually and the DC bus is charged externally. After the DC bus is back at rated values,
the control scheme works again, and the HESS will remain to support the microgrid normal operation.
This scheme is shown in Figure 9.
Figure 9. Control scheme including the fault detection block and the pulse disabling.
However, by making a relatively simple modification to the control scheme, the converter can
still operate in a controlled manner under fault conditions and can resume normal healthy operation
once the fault is over. This modification is introduced in Figure 10.
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Figure 10. Proposed control of the two parallel bidirectional buck-boost converters during the DC bus fault.
The fault sequence operation of this control scheme is outlined in Figure 11. The DC bus fault
occurs at t f . Then, the fault ride-through capability of the proposed strategy is achieved by providing
a small safe current reference (IL1_ f_re f ) value for the BB converter only under DC bus short-circuit.
While the DC bus fault is still present, the DC bus voltage remains nearly zero. However, this small
current enables the DC bus capacitance to charge linearly once the fault is cleared at tc. Once a
threshold value is reached at tn, the system gets back to the normal operation scheme, and the standard
control takes the system back to the steady state at tss. This current reference value must be low enough
as not to discharge the BB in a reasonable time frame. On the other side, this value must be large
enough as to allow a fast detection of the fault clearance condition. Ultimately, this reference value is a
function of the DC bus voltage rating and the DC bus capacitance.
Figure 11. Performance of the fault ride-through control sequence.
The current reference is automatically implemented considering that the voltage across the
inductor is limited, and therefore the duty cycle for BB is given by (18) to (20). It also must be noticed
that if the fault is permanent, the control is designed to operate for a specific time and then the switches
of the BB converters will be turned off in order to decrease the power dissipated from the BB. Another
advantage is that this control can be used to charge the DC bus at system start-up. During fault and
fault ride-through intervals, the switches of the SM converter are turned off, and SM current is null.
VL1_min = 0 (18)
VL1_max = VBB_meas (19)
d2 = d3 =
VBB_meas − VˆL1
VBB_meas
(20)
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3. System Parameters and Validation through Simulation and Experimental Results
This section covers the main specifications of the system parameters, the design of the control
parameters as well as the validation achieved through simulations of the system performance and
a related experimental setup. Simulations of the full system operation have been carried out with
MATLAB/SIMULINK/PLECS.
3.1. Main Operating Parameters
Although the conclusions from the prior discussion are valid in general, the validation of such
conclusions is demonstrated in a specific laboratory setup that is described in Table 1. The specific
control algorithms have been designed and tuned for this particular setup. Once the setup and the
control algorithms are defined, then the system performance can be validated through the analysis of
both simulations and experimental results.
Table 1. Parameters of the converters.
Parameter Symbol Value Units
Nominal BB voltage VBB 300 V
Nominal SM voltage VSM 96 V
Capacitance of the SM CSM 165 F
DC bus voltage VDC 500 V
Capacitance of the DC bus CDC 470 µF
Maximum load power PRN_max 2 kW
Inductance of the inductors L1 , L2 21 mH
Resistance of the inductors R1 , R2 0.3 Ω
3.2. Design of the Regulators in the Control Loops
The control scheme has three PI controllers in the outer DC bus voltage control loop and the two
inner current control loops for BB and SM. Considering the ideal form of PI controller which is tuned
by zero-pole cancellation, the transfer function is given by:
C(s) = Kp
(
1 +
1
sTi
)
(21)
where:
• C(s) is the transfer function of the PI controller,
• Kp is the proportional gain,
• Ti is the integral time constant.
Current controllers have been tuned by zero-pole cancellation, whereas voltage controller is tuned
by loop-shaping techniques.
KpBB = 2piBwBBL1 (22)
TiBB =
L1
R1
(23)
KpSM = 2piBwSML2 (24)
TiSM =
L2
R2
(25)
The control parameters of the converters are listed in Table 2. Taking into account that the
bandwidth of the SM current PI controller (BwSM) is faster that the bandwidth of the BB current PI
controller (BwBB). Both bandwidths are faster than the bandwidth of voltage PI controller (Bwv).
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Table 2. Parameters of the control of the converters.
Parameter Symbol Value Units
Outer DC Bus Voltage Control Loop
Bandwidth Bwv 30 Hz
Proportional gain KpV 0.088548
Integral time TiV 0.141 s
Inner BB Current Control Loop
Bandwidth BwBB 300 Hz
Proportional gain KpBB 39.564
Integral time TiBB 0.0438 s
Inner SM Current Control Loop
Bandwidth BwSM 500 Hz
Proportional gain KpSM 65.94
Integral time TiSM 0.0438 s
Cut off frequency of LPF fLPF 8 Hz
Switching frequency fs 20 kHz
3.3. Comparison in Terms of Losses
Special attention has been put on the calculation of the losses in the switches (both conduction and
switching losses) during the normal operation of the converters. The conduction and the switching
losses of the switches are calculated according to [29]:
Pavg.cond. = Pavg.cond.IGBT + Pavg.cond.Diode (26)
Pavg.cond.IGBT =
1
Ts
∫ T
0 (Vce(t)Ic(t))dt (27)
Pavg.cond.Diode =
1
Ts
∫ T
0 (VD(t)Ic(t))dt (28)
where:
• Pavg.cond., Pavg.cond.IGBT and Pavg.cond.Diode are the average conduction losses of the switch, IGBT and
the anti-parallel diode, respectively, in Watts,
• Ts is the switching time in Secs,
• Vce is the on-state collector emitter voltage of the IGBT in Volts,
• Ic is the on-state collector current of the IGBT in Amps,
• VD is on-state forward voltage of the anti-parallel diode in Volts.
Psw = Psw.IGBT + Prec.Diode (29)
Psw.IGBT = (Eon + Eo f f ) fs (30)
Prec.Diode = Erec fs (31)
where:
• Psw, Psw.IGBT and Prec.Diode are the switching losses of the switch, the IGBT and the anti-parallel
diode, respectively, in Watts,
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• Eon and Eo f f are the energy loss at IGBT turn on and turn off, respectively, in Joules,
• fs is the switching frequency in Hz,
• Erec is the energy loss of the reverse recovery of the anti-parallel diode in Joules.
Once these calculations are considered, a comparison between the original boost topology and
the new buck-boost topology with both switching schemes (single and dual carrier) has been carried
out in PLECS by using the datasheet of the IGBTs (2MBI200HH-120-50 from Fuji Electric) based on
the equations explained before. As can be seen from Table 3, the overall losses (both switching and
conduction losses) using the fault-tolerant topology with the standard switching pattern are higher
than in the original boost-based solution. Still looking at Table 3, it can be noticed how the switching
losses at the fault-tolerant topology using the proposed dual carrier control scheme are almost equal
to the ones at the original boost-based topology converter. It can also be seen how the conduction
losses are higher in the former case, given that S1 and S5 are continuously turned on. Therefore, it can
be concluded that the total losses at the fault-tolerant solution with the dual carrier scheme are quite
similar to the original boost converter case.
Table 3. The losses in the topologies.
Topology Conduction Losses (W) Switching Losses (W) Total losses (W)
Boost 10.67 49.93 60.61
Buck-Boost (original switching mode) 29.7 96 125.7
Buck-Boost (proposed control mode) 22.2 49.93 72.13
Figure 12 shows the operation of both the boost topology and the buck-boost solution with the
dual carrier scheme, under healthy conditions. The figure shows that these two solutions give the
same performance during transient load steps. The BB controls the DC bus around 500 V, while the
SM delivers and absorbs the transient power required during the load steps (from 833.3 W to 1666.7 W
and again to 833.3 W) to avoid DC bus voltage variation during the transients. This yields to a fast
recovery of the DC bus voltage as well as to a decrease in the power ratings and the stresses (including
current ripple) in the battery.
The fault ride-through capability of the buck-boost converter with the proposed dual carrier
control is shown in Figure 13. The converters are initially operating under normal control; however,
when a DC bus fault is detected at 0.5 s (the DC bus voltage below 15 V threshold), the converters
operate under fault control. In fault control mode, a 4 A reference current (value chosen for
demonstration purposes) is applied to the BB, while the SM leg is disconnected. When the fault
is removed at 2.5 s, this reference will charge the DC bus to a specific value (500 V threshold in this
case). Then, the system is automatically reset to the normal control. The DC bus will continue charging
linearly until the DC bus reference voltage value and the converter operate in normal mode. The
higher current reference, the faster the DC bus charging after fault is removed. This means more
unuseful power burned during the fault. At the end, it is a tradeoff depending on the DC bus voltage
value, the capacitance value and how fast to charge the DC bus after fault is cleared.
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Figure 12. Simulation results during normal operation for the original topology (blue) and the proposed
one (red) where: (a) the load power (PL) is changed from 833.3 W to 1666.7 W and then to 833.3 W
again. (b) zoom at these changes.
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Figure 13. Simulation results during fault and healthy conditions with the proposed control, the fault
occurred at 0.5 s and cleared at 2.5 s.
3.4. Experimental Validation of the System Performance
The proposed control scheme in the fault-tolerant topology has been validated using the
experimental setup as shown in Figure 14. Figure 15 shows the normal operation of the two parallel
bidirectional boost converters and the two parallel bidirectional buck-boost converters. The load is
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changed at 0.5 s from 833.3 W to 1666.7 W and at 3.6 s is changed again to 833.3W. Figure 15 fully
matches with the simulation results in Figure 12. Figure 16 show the operation of the buck-boost
converter with the proposed control during the normal operation and fault operation and again fully
matches with Figure 13 from simulations. The fault is occurred at 0.5 s and is cleared at 2.4 s.
Figure 14. Experimental setup of four legs of IGBTs and can be connected to be boost converter or
buck-boost converter.
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Figure 15. Experimental results during normal operation for the original topology (blue) and the
proposed one (red) where: (a) the load power (PL) is changed from 833.3 W to 1666.7 W and then to
833.3 W again. (b) zoom at these changes.
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Figure 16. Experimental results during fault and normal operation with the proposed control, the fault
occurred at 0.5 s and cleared at 2.4 s.
4. Conclusion and Future Developments
In this paper, a DC bus short-circuit fault-tolerant control scheme for a non-isolated topology for
HESSs has been presented, analyzed, verified through simulations and experimentally demonstrated.
The proposed control prevents the ESSs and the converter from the damage of the short-circuit current.
The proposed strategy includes automatic fault ride-through once the DC bus short-circuit is cleared
which helps the converter to operate smoothly in the healthy condition. This configuration has a higher
component count than the bidirectional boost version, which is the simplest topology able to achieve
the required dynamic performance. However, provided that the proposed dual carrier control scheme
during the healthy condition is used, it has been demonstrated that the inclusion of the fault-tolerant,
fault ride-through feature does not significantly increase the overall power losses. The proposed
configuration, based on the two carrier signals can operate in buck or boost mode, making this scheme
also useful for different applications in which the voltage of the ESSs is higher or lower than that of the
DC bus.
Future developments include the extension of the study to other fault types, for instance at the
storage units; optimization of the control parameters to minimize the energy lost during fault mode; or
the extension of this scheme to other kind of applications apart from HESS.
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Abbreviations
The following abbreviations are used in this manuscript:
HESS Hybrid Energy Storage System
PCC Point of Common Coupling
PEC Power Electronic Converter
ESSs Energy Storage Systems
SM Supercapacitor Module
BB Battery Bank
PI Proportional-Integral
LPF Low Pass Filter
HF High Frequency
PWM Pulse-Width Modulation
The following symbols are used in this manuscript:
VBB BB voltage V
VSM SM voltage V
VDC DC bus voltage V
VL1 Inductor voltages for the BB V
VL2 Inductor voltages for the SM V
Vce On-state collector emitter voltage of the IGBT V
VD On-state forward voltage of the anti-parallel diode V
ICDC DC bus current A
IODC Output current of the two converters A
IBB BB current A
ISM SM current A
IN Current delivered by the rest of the microgrid A
Ic On-state collector current of the IGBT A
PESS ESS power kW
PBB BB power kW
PSM SM power kW
PRN Load power kW
Pavg.cond. Average conduction losses of the switch kW
Psw Switching losses of the switch kW
d1 Duty ratio of the BB converter
d3 Duty ratio of the SM converter
CSM Capacitance of the SM F
CDC Capacitance of the DC bus µF
L1 Inductance of the inductor connected to the BB mH
L2 Inductance of the inductor connected to the SM mH
R1 Resistance of the inductor connected to the BB Ω
R2 Resistance of the inductor connected to the SM Ω
C(s) Transfer function of the PI controller
s Laplace complex variable
Kp Proportional gain
Ti Integral time constant s
TBB Time constant of the LPF s
Ts Switching time s
fs Switching frequency Hz
Bw Bandwidth of the PI controller Hz
Eon Energy loss at IGBT turn on J
Eo f f Energy loss at IGBT turn off J
Erec Energy loss of the reverse recovery of the anti-parallel diode J
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